We present a new combinational verification technique where the functional specification of a circuit under verification is utilized to simplify the verification task. The main idea is to assign to each primary input a general function, called a coordinate function, instead of a single variable function as in most BDD-based techniques. BDDs of intermediate nodes are then constructed based on these coordinate functions in a topological order from primary inputs to primary outputs. Coordinate functions depend on primary input variables and extra variables. Therefore combinational verification is performed not over the set of primary input variables but over the extended set of variables. Coordinate functions are chosen in such a way that in the process of computing intermediate functions the dependency on the primary input variables is gradually replaced with that on the extra variables, thereby making boolean functions associated with primary outputs simple functions only in terms of the extra variables. We show that such a smart choice of coordinate functions is possible with the help of the highlevel functional specification of the circuit.
Introduction
Implementation verification is to verify whether a gatelevel circuit implements its functional specification given in a more abstract level. In practice implementation verification of a gate-level circuit is often performed by checking its equivalence with another gate-level circuit whose correctness has been already established. One class of combinational verification methods is to use BDDs or their derivatives [2] . A drawback of such approaches is blowups of BDDs. Another class of methods is based on exploiting structural similarity between two circuits. Although such methods can verify examples for which BDDs are prohibitively large, they cannot solve the problem completely since they rely on a very restrictive assumption on structural similarity. Circuits are considered structurally similar if they contain a considerable number of functionally equivalent points. However, a simple transformation on a circuit can yield another circuit where no internal node is functionally equivalent to any node in the original circuit. It is more natural to consider two circuits structurally similar if they are produced from the same high-level functional description by different sequences of local transformations. The problem, however, is that after reducing the original implementation verification problem into equivalence checking of two gate-level networks the original high-level information is completely lost. In this paper we present a new approach to combinational verification where this high-level functional specification is utilized to simplify equivalence checking. We explain our approach by the example of verifying a cascade circuit composed of two large combinational blocks in Figure 1 . For the sake of simplicity suppose that m n holds and for any vector y = y 1 ; : : : ; y m 2 f 0 ; 1 g m there exists x = x 1 ; : : : ; x n 2 f 0 ; 1 g n such that unit 1 x = y . Note that even if there exist small-size BDDs for unit 1 and unit 2 separately in terms of their input variables, a compact BDD may not exist for the entire circuit under any ordering of x.
Our approach is still based on BDDs, but unlike most of the existing techniques the function associated with each primary input x i is a general function X i called a coordinate function instead of a single variable x i . BDD construction is done starting from the coordinate functions at the primary inputs. The coordinate functions depend on primary input variables x 1 ; : : : ; x n and extra variables y 1 ; : : : ; y m . Intuitively each extra variable y i corresponds to output f i as we will see later. As a result of this generalization the verification problem of functions h 1 x; : : : ; h k x is translated into that of functions h 1 X; : : : ; h k X , where X = X 1 x ; y ; : : : ; X n x ; y . To make the verification of h i x equivalent to that of h i X, X must be a surjective mapping from the boolean space f0; 1g n+m to f0; 1g n , i.e. 8x;9x 0 ; y 0 s.t. Xx 0 ; y 0 = x : (1) As it will be shown later, in case all signal patterns are observable at f 1 ; : : : ; f m , we can always construct functions X i so that 8i; f i X 1 ; : : : ; X n = y i : (2) We are interested in finding functions X i satisfying (1) and (2) that have small BDD representations. Although finding such functions is not easy in general, the knowledge on the high-level functional specification of unit 1 considerably simplifies this process as we will see later.
Let us illustrate how the idea of coordinate functions helps verify the equivalence between an implementation shown in Figure 2 and its high-level functional specification in Figure 1 . We make the following basic assumption about implementation circuits. Since an implementation N is typically generated by optimizing N 0 , we cannot guarantee that the original m boundary points are completely preserved in terms of functionality in N. However, by our assumption we can roughly divide the set of gates in N into two subsets UNIT 1 and UNIT 2 corresponding to unit 1 and unit 2 respectively so that functions realized at the border of the two subcircuits are "close" to f 1 ; : : : ; f m . From (2) and (3) it has the first peak somewhere in UNIT 1 , but starts decreasing as we approach the boundary between UNIT 1 and UNIT 2 . Once the boundary is passed, the size increases again to primary outputs. Intuitively the introduction of coordinate functions X 1 ; : : : ; X n replaces the dependency on
x with the dependency on y in boundary functions.
This paper is organized as follows. In Section 2 we describe the relationship between the proposed method and other verification methods based on domain transformation. We then prove the correctness of the verification formally in Section 3. Section 4 discusses how to construct coordinate functions. In Section 5 we consider as an example the special case where unit 1 is an adder and show how effective coordinate functions can be constructed from the high-level functional specification of unit 1 . Section 6
gives experimental results and Section 7 concludes the paper.
Combinational Verification using Domain Transformations
The method presented in this paper can be classified as a domain transformation method, originally proposed by Meinel et al. [1] . The basic idea of domain transformations is to transform a given function to a "simpler" function and represent the transformed function using BDDs. Meinel showed that some functions whose BDD sizes are proven to be exponential under any variable ordering have polynomial-size BDDs after carefully constructed transformations.
Let hx 1 ; : : : ; x n be a completely specified function.
[1] proposed to use a bijective transformation f = f 1 x; : : : ; f n x : f0; 1g n 7 ! f0; 1g n . Let z = z 1 ; : : : ; z n be the variables corresponding to the transformed domain. Given a transformation f, hx is transformed into Hz = h f , 1 z . By choosing an appropriate transformation, it is possible to switch over to a simpler function with a compact BDD. An advantage of this type of transformations is that a transformation maps a function hx to another completely specified function Hz. Since H is uniquely determined by f, any canonical representation of H serves as a canonical representation of h. However, so far only local domain transformations have been investigated [4] since the bijective restriction on transformations sets the number of transformation functions to the number of primary inputs. On the other hand, intuitivelygood "global" transformation functions can be found only when a structural representation of h is investigated. Therefore, the number of transformation functions should depend on the structure of h rather than the number of primary inputs.
In [3] we considered the case where the number of transformation functions f = f 1 ; : : : ; f m is greater than n. Transformation functions give an injective mapping from f0; 1g n 7 ! f0; 1g m . The main idea of [3] is that a high-level functional specification of h typically has some auxiliary functions to simplify the description and that those functions are good candidates for transformation functions. In particular we investigated transformations of the form f = x 1 ; : : : ; x n ; g n +1 ; : : : ; g m , where g n+1 x; : : : ; g m x are auxiliary functions used in the functional specification of h. Note that it is very difficult to find fully automatically functions X i satisfying (6) without any use of the highlevel specification for the following two reasons. First, for each pair x; y such that unit 1 x 6 = y, one needs to find x 0 such that unit 1 x 0 = y . This problem is equivalent to the satisfiability problem. Second, we are only interested in functions X i whose BDDs are compact. To overcome the first obstacle one needs an extremely fast satisfiability problem solver. To surmount the second obstacle the solver must provide "close" solutions for "close" instances of the satisfiability problem. However, as demonstrated in Section 5, making use of the high-level specification of unit 1 can drastically simplify this step. Now assume that there are unobservable outputs of unit 1 , i.e. 9y such that 8x:unit 1 x 6 = y. Then definition in (6) does not apply since the existence of x 0 is not guaranteed. However, the basic idea of replacing the dependency on x with that on y still works. We cannot find coordinate functions that unit 1 Xx; y = y. Instead, we will look for Xx;y such that unit 1 Xx; y are simple functions of y. Once such coordinate functions are found, we still have simple functions at the boundary between UNIT 1 and UNIT 2 as long as an implementation circuit satisfies the basic assumption (3). A possible solution is to select Xx;y so that it is equal to x 00 , where y 00 = unit 1 x 00 is as "close" as possible to y. For example one can take as y 00 the closest in Hamming distance to y. This minimizes the number of cut functions f i X for which f i Xx; y 6 = y i . Also, since vector x 00 is selected independently of the value of x in x; y, functions unit 1 x; y are only dependent on y.
Example
Consider the case where unit 1 in Figure 1 is an n-bit adder;
suma; b = s 1 a; b; : : : ; s n +1 a; b, where a = a 1 ; : : : ; a n and b = b 1 ; : : : ; b n are input operands with a n ; b n ; s n +1 being the most significant bits. Let 1 n denote a vector consisting of n 1's. Note that 1 n+1 is the only unobservable vector at the outputs of the n-bit adder.
Let coordinate functions A = A 1 ; : : : ; A n and B = B 1 ; : : : ; B n , where A i and B i depend on a 1 ; : : : ; a n ; b 1 ; : : : ; b n ; y 1 ; : : : ; y n +1 , be specified in the following way where suma 0 ; b 0 = y 1 n ; 1 n otherwise (7) The last part of the definition is the only difference from the definition of X in (6). Since y = 1 n +1 never appears at the outputs of the adder, x 0 in (6) does not exist. We then find a satisfiable vector y 00 whose Hamming distance from y is minimum. One such vector is 01 n , where the first bit is the least significant bit. The input producing this output is a = b = 1 n . Therefore, the return values of A; B for this case is 1 n ; 1 n .
It is easy to check that s i A; B = y i if i = 2 ; : : : ; n +1 and s 1 A; B = y 1 y 2 + : : : + y n +1 . Notice that except when y = 1 n +1 , sumA; B = y . The dependency on a and b is completely replaced with that on y.
Consider how to choose vector a 0 ; b 0 when suma; b 6 = y. and y 6 = 1 n +1 . Let inta denote the integer specified by a. inty by 2), and incr is an n , 1-bit-input n-bit-output function adding 1 to intshifty.
The BDD of the satisfiability function unit 1 x y for the n-bit adder has a linear size in n under the following variable ordering y 1 a 1 b 1 y 2 a 2 b 2 : : : y n a n b n y n +1 . We confirmed experimentally that These coordinate functions A;B can be used in any situation where an adder feeds another unit.
Experimental Results
Unfortunately combinational benchmark circuits currently available are specified at the gate level directly and do not come with any high-level functional specification. To create circuits with a known high-level structure from benchmark networks we constructed artificial networks shown in Figure 3 .
Each circuit consists of two blocks: the first block is an n-bit adder whose outputs are connected to the inputs of the second block, which is a benchmark circuit.
The value n was chosen so that the number of outputs of the adder n + 1 is equal to the number of inputs of the benchmark circuit. Each composite circuit was optimized by script.rugged in SIS and was verified using two methods: 1) the method described in this paper and 2) a standard BDD-based approach where output BDDs are computed in terms of input variables. To demonstrate that the proposed verification method does not depend on the way the adder is implemented we used three different implementations of the adder: a ripple-carry adder, a carryskip adder and a carry-select adder. The results of the experiments are summarized in Table 1 . Each column of the table contains the following information.
The name of a benchmark circuit used as unit 2 .
The number of inputs and outputs of the composite circuit and the number of gates in the optimized circuit.
The results of the BDD-based verification: the total number of nodes in the BDDs for outputs under variable ordering a 1 b 1 : : : a n b n and CPU time in seconds on DEC AlphaServer 8400 5/300. The BDD-based verification was done only to composite circuits with ripple-carry adders.
The results of the verification based on coordinate functions described in Section 5: the total number of nodes in BDDs representing the outputs in terms of the extended set of variables y; a;b under variable ordering y 1 a 1 b 1 : : : y n a n b n y n +1
and CPU time for three different versions of adders.
The BDDs in terms of the extended set of variables is much smaller than the BDDs in terms of primary input variables. CPU time reduction is also considerable.
Concluding Remarks
We presented a new combinational verification method using high-level functional specifications. The effectiveness of this approach was demonstrated by taking cascade circuits as an example. This technique can be extended to networks with more complex topologies. Although our approach requires designer's intervention, this human interaction makes it possible to verify a broader class of circuits than by existing techniques. Roughly speaking there are two approaches to solving an NP-complete or harder problem. The first is to focus on a specific class of instances and develop algorithms by taking advantages of the properties of the class. Verification methods exploiting structural similarity fall into this category. The other approach is based on algorithms with user interaction. Such algorithms use high-level information that cannot be recovered by brute-force computations. The proposed method is an example of such an approach since the use of coordinate functions can be considered as a way of "pumping" high-level information into algorithms.
